

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
26 April 2001 (26.04.2001)

PCT

(10) International Publication Number
WO 01/29571 A1

- (51) International Patent Classification⁷: G01R 35/00 (74) Agent: WALSH, Edmund, J.; Teradyne, Inc., 321 Harrison Avenue, Boston, MA 02118 (US).
- (21) International Application Number: PCT/US00/28915
- (22) International Filing Date: 18 October 2000 (18.10.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
09/420,497 19 October 1999 (19.10.1999) US
- (71) Applicant: TERADYNE, INC. [US/US]; 321 Harrison Avenue, Boston, MA 02118 (US).
- (72) Inventor: HAUPTMAN, Steven; 1941 Bancroft, Camarillo, MA 93010 (US).
- (81) Designated States (*national*): JP, KR, SG.
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
- Published:**
— With international search report.
— Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: CIRCUIT AND METHOD FOR IMPROVED TEST AND CALIBRATION IN AUTOMATED TEST EQUIPMENT



(57) Abstract: A preferred embodiment of the present invention provides a time varying signal channel having a series-connected solid state switch interposed between a time varying signal circuit end and a device under test end of the time varying signal channel. A DC test channel is connected to the time varying signal channel between the series-connected solid state switch and the device under test end, and has at least one solid state switch interposed along the DC test channel to provide switchable coupling between a DC parametrics circuit side of the DC test channel and the time varying signal channel. A time varying signal level calibration channel is connected to the time varying signal channel between the series-connected solid state switch and the time varying signal circuit end, and has at least one solid state switch interposed along the signal level calibration to provide switchable coupling between a DC parametrics circuit side of the signal level calibration channel and the time varying signal channel. The time varying signal channel may have a low resistance type solid state switch, while the DC test channel, the signal level calibration channel, or both, may have low capacitance type solid state switches. Thus, opto-coupled MOSFETS, pin diodes, or other kind of solid state switches, may be utilized. The DC test channel, or the signal level calibration channel, or both, may have a force branch and a sense branch each having a solid state switch.

WO 01/29571 A1

CIRCUIT AND METHOD FOR IMPROVED TEST AND CALIBRATION
IN AUTOMATED TEST EQUIPMENT

BY

Steven Hauptman

BACKGROUND

Automatic test equipment or ATE is used to test semiconductor or other type devices at various stages of manufacture. An ATE tester generates signals, supplies the signals to a device under test or DUT, and monitors the responses to these signals to evaluate the fitness of the DUT. These signals include DC signals, and time varying signals such as AC, pulsed, or other periodic signals.

To provide these signals with precision, testers employ DC circuitry, and time varying signal circuitry sometimes referred to as pin electronics circuitry. Separate circuits are used because the circuits capable of providing and measuring precision DC signals are not capable of providing and measuring precision high frequency signals. Likewise, precision time varying signal circuits are not able to provide and measure precision DC signals. Thus, the tester must be capable of switching between these two circuits when testing a DUT.

Further, to maintain precise time varying signal characteristics, testers must be capable of performing self calibration. Self calibration includes signal level calibration as well as signal timing calibration. Thus, the

tester also must provide this switching for calibration.

Fig 1 shows a "T" switching circuit commonly used in prior art ATE testers to perform such switching. Relays typically are employed to provide switching. Relay switches facilitate precision testing by providing low closed resistance and low open capacitance. This allows accurate transmission and measurement of signal timing and signal levels over a wide bandwidth and range of signal levels. Thus, with appropriate relay switching, the "T" switching circuit is able to provide low resistance and low capacitance transmission paths between the time varying signal circuitry 10 and the DUT 30, between the DC test/time varying signal calibration circuitry 20 and the DUT 30, as well as between the time varying signal circuitry 10 and the DC test/time varying signal calibration circuitry 20.

Relays, however, have a significant drawback. Relays have a relatively low mean time before failure or MTBF as compared to other tester components. One cause of the low MTBF of relays is polymer build-up on the surface of the relay contacts. Contacts are susceptible to polymer build-up when switched dry rather than under an applied current or voltage. Such polymer build-up increases contact resistance. Moreover, the resistance caused by polymer build-up varies each time the contacts are closed. This is particularly true in relays designed for high bandwidth applications. In such applications, relays having small contacts to provide lower capacitance along the high

frequency transmission line also have a reduced spring force, which facilitates resistance variations in polymerized contacts. In testers designed to test devices 125 Mhz - 500 Mhz or greater, relays normally having only a
5 fraction of an ohm resistance, can develop several ohms of resistance. This results in each closure of the relay leading to a different resistance value, which affects measurement precision and, consequently, the reliability of the tester. As such, relays contribute to tester down time,
10 slowing production and reducing product margins. To compete in semiconductor and other electronic devices markets, manufacturers require more reliable test equipment.

Solid state switches, on the other hand, generally have orders of magnitude higher MTBF. Solid state switches,
15 however, are not capable of providing the same low resistance and capacitance as relays. Fig. 2 illustrates a comparison of resistance verses capacitance characteristics of solid state switches and relays. Whereas the product of the closed resistance and open capacitance of a high
20 frequency relay can be on the order of 0.07 pF-Ohms, the best commercially available solid state devices provide only about 15 - 40 pF-Ohms.

As such, although replacing RELAY1, RELAY2, and RELAY3, of Fig. 1 with a solid state switch could improve MTBF, it
25 also impermissibly impairs the capabilities of the tester. This is particularly true in high frequency applications, where the bandwidth of the time varying signal is limited by

the capacitance of the time varying transmission channel. Furthermore, increased resistance limits precision of DC signal measurement and of time varying signal calibration.

5

SUMMARY

A preferred embodiment of the present invention provides a switching circuit for testing and calibration in automated test equipment having a time varying signal channel, a DC test channel, and a time varying signal level calibration channel. The time varying signal channel has a series-connected solid state switch interposed between a time varying signal circuit end and a device under test end of the time varying signal channel.

15

The DC test channel is connected to the time varying signal channel between the series-connected solid state switch and the device under test end. The DC test channel has at least one solid state switch interposed along the DC test channel so as to provide switchable coupling between a DC parametrics circuit side of the DC test channel and the time varying signal channel.

20

The time varying signal level calibration channel is connected to the time varying signal channel between the series-connected solid state switch and the time varying signal circuit end. The signal level calibration channel has at least one solid state switch interposed along the signal level calibration channel so as to provide switchable

25

coupling between a DC parametrics circuit side of the signal level calibration channel and the time varying signal channel.

In more preferred embodiments, the DC test channel, the signal level calibration channel, or both, may have a force branch and a sense branch each having a solid state switch. In some embodiments, the time varying signal channel has a low resistance type solid state switch, while the DC test channel, the signal level calibration channel, or both, have low capacitance type solid state switches. Moreover, in some embodiments it is preferred to have optically coupled metal oxide semiconductor field effect transistor switches within some, or all, of the time varying signal channel, the DC test channel, and the signal level calibration channel.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 show a prior art test and calibration relay switching circuit.

FIG. 2 illustrates a comparison of resistance and capacitance characteristics of a relay and solid state switches.

FIG. 3 shows a possible implementation employing solid state switches.

FIG. 4 shows a preferred embodiment of improved ATE test and calibration circuitry in accordance with the present invention.

FIG. 5 shows a preferred embodiment of improved ATE test and calibration circuitry in accordance with the present invention.

DESCRIPTION
OF PREFERRED EMBODIMENTS AND METHODS
OF THE PRESENT INVENTION

5 Fig. 3 shows a possible implementation to improve solid state switching. In this implementation, two types of solid state switches are used. A type A solid state switch having low resistance when closed and high capacitance when open, and a TYPE B solid state switch having low capacitance when
10 open and high resistance when closed. Type A switches, SSSW1T and SSSW3T, couple the time varying signal circuitry 10 and the DUT 30 to form a time varying signal channel. A type B switch SSSW2T couples the DC test and time varying signal calibration circuitry to the time varying signal
15 channel.

 In this implementation, using different solid state switch types, one adapted to provide low resistance and one adapted to provide low capacitance, mitigates some of the shortcomings of solid state switching. During time varying
20 signal testing, the time varying signal channel transmission path resistance is provided through low resistance type A switches SSSW1 and SSSW3, while the open type B switch SSSW2T, provides low capacitance along the time varying signal transmission path.

25 With this implementation, however, DC signal testing of the DUT 30 is conducted via a high resistance type B switch SSSW2T. This reduces precision of DC signal testing of the

DUT 30. Further, this also occurs during calibration of the time varying signal circuitry 10, as the time varying signal circuitry 10 is coupled to the calibration circuitry 20 via high resistance type SSSW2T.

5 Fig. 4 shows a preferred embodiment of the present invention. In this embodiment, a time varying signal channel 1030 connects the time varying signal circuitry 10 to the DUT 30. The time varying signal channel 1030 has a series-connected solid state switch SSSW1 capable of
10 switchably coupling the time varying signal test circuitry 10 to the DUT 30.

 A DC test channel 2530 is connected to the time varying signal channel 1030 so as to couple the DC parametric circuitry 25 to the DUT 30. The DC test channel 2530 is
15 connected to the time varying signal channel 1030 between the solid state switch SSSW1 and a DUT end of the time varying signal channel 1030. At least one solid state switch of SSSW3 and SSSW5 is interposed along the DC test channel 2530 so as to provide switchable coupling of the DC
20 parametrics circuitry 25 to the DUT 30. In the embodiment of Fig. 4, it is preferred to provide two solid state switches, SSSW3 and SSSW5, to provide switchable coupling between the DC parametrics circuit 25 and the DUT 30, as
 will be discussed further below. Thus, solid state switches
25 SSSW3 and SSSW5 couple the DC parametric circuit 25 to the DUT 30 independent of, and not in series with, the series-connected switch SSSW1.

A signal level calibration channel 1025 is connected to the time varying signal channel 1030 so as to couple the DC parametric circuitry 25 to the time varying signal circuitry 10. At least one solid state switch of SSSW2 and SSSW4 is interposed along the signal level calibration channel 1025 so as to provide switchable coupling of the DC parametrics circuitry 25 to the time varying signal circuitry 10. In the embodiment of Fig. 4, it is preferred to provide two solid state switches, SSSW2 and SSSW4, to provide switchable coupling between the DC parametrics circuit 25 and the time varying signal circuitry 10, as will be discussed further below. Thus, solid state switches SSSW2 and SSSW4 couple the DC parametric circuit 25 to the time varying signal circuit 10 independent of, and not in series with, the series-connected switch SSSW1.

The configuration of Fig. 4 allows time varying and DC signal testing of the DUT 30, self calibration of the time varying signal levels, as well as isolation of the time varying circuit 10 from the time varying signal channel 1030 for fault diagnosis. DUT testing using time varying signals is performed via the time varying signal channel 1030, with SSSW1 closed and SSSW2-SSSW5 open. DC signal testing of the DUT 30 is performed via the DC test channel 2530, with SSSW3 and SSSW5 closed and SSSW1, SSSW2, and SSSW4 open.

Calibration of time varying signal levels is performed via the signal level calibration channel 1025, with SSSW2 and SSSW4 closed and SSSW1, SSSW3, and SSSW5 open.

Also with this configuration, it is possible to perform fault diagnosis of the time varying signal channel 1030 on its DUT side, between SSSW1 and the DUT, by closing SSSW1. For example, this isolation allows verification of the functionality of the terminals used to contact the time varying signal channel 1030 to the DUT 30. Faults such as terminal shorting, for example, could be isolated with this embodiment. This capability is particularly desirable in ATE used for testing devices with high pin counts. For example, in ATE adapted to test 12,000 or more pins, isolation of the DUT side of the time varying signal channel 1030 is essential.

In the embodiment of Fig. 4, it is preferred to utilize low resistance type A and low capacitance type B solid state switches to provide improved channel characteristics when using solid state switches. A low closed resistance type A solid state switch is serially-connected in the time varying signal channel 1030. Low open capacitance type B solid state switches are interposed along the DC test channel 2530 and the signal level calibration channel 1025 so as to provide switchable coupling between the DC parametrics circuit 25 and the time varying signal channel 1030.

Thus, during time varying signal testing, the time varying signal passes through a low resistance switch SSSW1. Furthermore, switches SSSW2-SSSW5 provide low capacitance when open during time varying signal testing. As a result, the embodiment of Fig. 4 provides a high bandwidth time

varying signal channel 1030, thus allowing high frequency signal transmission through the time varying signal channel 1030.

In some embodiments, it is preferred to locate the solid state switch SSSW1 proximate to the time varying signal circuitry 10 to facilitate signal transmission along the time varying signal channel 1030. As such, the sum of the output impedance of the time varying signal circuit 10 and the closed SSSW1 appears the output impedance which is matched with the characteristic impedance of the DUT side of the time varying signal channel 1030. For example, in one embodiment, an opto-coupled MOSFET or optically coupled metal oxide semiconductor field effect transistor switch having a closed resistance of about 2 to 3 Ohms is used. In such an embodiment, SSSW1 is located about 1-2 cm from the time varying signal test circuitry 10.

With this implementation, DC signal testing of the DUT 30 and signal level calibration of the time varying signal is conducted via high resistance type B switches. In high end ATE testers, DC testing and signal level calibration through high resistance type switches can unacceptably reduce measurement precision. To overcome this, in the embodiment of Fig. 4, it is preferred that one or both of these channels 2530 and 1025 have a force signal path or branch and a sense signal path or branch. In the embodiment of Fig. 4, SSSW3 is provided in the force branch of the DC test channel 2530, while SSSW5 is provided in the sense

branch of DC test channel 2530. The DC test channel 2530 sense branch provides feedback for controlling DC current or voltage at the sense branch connection to the time varying signal channel 1030. Further, in the embodiment of Fig. 4, SSSW2 is provided in the force branch of the signal level calibration channel 1025, while SSSW4 is provided in the sense branch of the signal level calibration channel 1025. As such, the signal level calibration channel 1025 sense branch provides feedback for controlling DC current or voltage at the sense branch connection to the time varying signal channel 1030.

Turning to Fig. 5, in this embodiment, the DC parametric circuitry 25 is capable of generating and evaluating signal levels using operation amplifiers 22 and 26. In this embodiment, a force voltage is applied to the non-inverting input of operational amplifier 22. High resistance, such as 10k Ohms, is provide in the feedback path. Thus, the operational amplifier 22 forces the voltage at point A' to match the voltage at point A when testing the DUT, or forces the voltage at point A'' to match the voltage at point A when performing signal level calibration of the time varying signal circuitry 10. Another operational amplifier 24 detects current flow through resistor 27 and provides an output to an A/D converter for evaluation by a digital circuitry or computer (not shown).

Although resistance may be provided anywhere in the feedback path to the operational amplifier 22, in this

embodiment, resistors 23' and 23" are provided in the sense branches of the DC test and the signal level calibration channels 2530 and 1025, respectively. As such, in this embodiment, the sense branches each include feedback
5 resistance. Furthermore, in some embodiments, it preferred to locate the resistors within the sense branches close to the time varying signal channel 1030 so as to reduce capacitance along the time varying signal channel 1030 to improve its high frequency performance.

10 As such, precision DC voltage may be generated at point A' for evaluation of DC performance of the DUT 30, and at point A'' for calibration of the voltage level of the time varying signal. Because SSSW3 and SSSW5 are located in the force and sense branches of the DC test channel 2530, the
15 high resistance of these switches does not affect the DC signal level at A'. Likewise, the high resistance SSSW2 and SSSW4, located in the force and sense branches of the time varying signal level calibration channel 1025, does not affect signal level at A''. Thus, the voltage at A' and A''
20 is generated irrespective of switch resistance in the DC test and time varying signal level calibration channels 1030 and 1025. Although the above embodiment is described with reference to forcing voltage and measuring current, one skilled in the art will recognize that, alternatively, it is
25 possible to force current and measure voltage.

With the embodiment of Fig. 5, the DC parametric circuitry 25 is utilized to calibrate the time varying

signal level. It is preferred in this embodiment to provide separate timing calibration circuitry 40 for calibrating the timing characteristics of the time varying signal circuit 10. The time calibration circuit may be coupled to the time varying signal channel 1030 via switch SW6, such as a relay or a solid state switch. Variations in signal level at the timing calibration circuitry 40 is not critical to timing calibration as is the case in signal level calibration. Thus, build-up on a relay contact is not critical because the time varying signal level is calibrated separately by the DC parametrics circuitry 25 via the signal level calibration channel 1025. In some embodiments, the timing calibration circuit 40 may include a time domain reflectometer or TDR for determining the path length of the time varying signal channel 1030 for use in timing calibration.

As depicted in Fig. 5, in one embodiment, the time varying signals are supplied by pattern and timing circuits 18 and 16 to an output buffer 12 for transmission along the time varying signal channel 1030. The time varying signal may be A/C, pulsed, or the like. An input buffer 14 receives signals from the time varying signal channel 1030 and provides them to the timing and pattern circuits 16 and 18 for evaluation.

With the present invention, any kind of solid state switch appropriate for the desired test signal frequency and levels may be utilized for SSSW1-SSSW5. Furthermore, the

solid state switches all may be a single kind of switch, or different kinds may be utilized in different positions. For example, all optically coupled metal oxide semiconductor field effect transistor switches, pin diode switches, or the like may be utilized. As a further non-exclusive example, one kind of solid state switch fabricated as a low capacitance type switch, may be used in the DC test and signal level calibration channels 2530 and 1025, while another kind of solid state switch fabricated as a low resistance type switch, may be used in the time varying signal channel 1030. For example, optically coupled metal oxide semiconductor field effect transistor switches could be used for SSSW2-SSSW5 while a pin diode could be used for SSSW1.

While the preferred embodiments of the present invention have been described in detail above, many changes to these embodiments may be made without departing from the true scope and teachings of the present invention. The present invention, therefore, is limited only as claimed below and the equivalents thereof.

WHAT WE CLAIM IS:

1 1. A switching circuit for testing and calibration in
2 automated test equipment comprising:

3 a) a time varying signal channel having a time
4 varying signal circuit end and a device under test end, the
5 time varying signal channel comprising a series-connected
6 solid state switch;

7 b) a DC test channel connected to the time varying
8 signal channel between the series-connected solid state
9 switch and the device under test end, the DC test channel
10 comprising at least one solid state switch interposed along
11 the DC test channel so as to provide switchable coupling
12 between a DC parametrics circuit side of the DC test channel
13 and the time varying signal channel; and

14 c) a signal level calibration channel connected to
15 the time varying signal channel between the series-connected
16 solid state switch and the time varying signal circuit end,
17 the signal level calibration channel comprising at least one
18 solid state switch interposed along the signal level
19 calibration channel so as to provide switchable coupling
20 between a DC parametrics circuit side of the signal level
21 calibration channel and the time varying signal channel.

1 2. The circuit of Claim 1 wherein at least one of the
2 DC test channel and the signal level calibration channel
3 comprises a force branch and a sense branch, the force
4 branch and the sense branch each comprising a solid state

5 switch.

1 3. The circuit of Claim 2 wherein the DC test channel
2 comprises a force branch and a sense branch each comprising
3 a solid state switch, and wherein the signal level
4 calibration channel comprises a force branch and a sense
5 branch each comprising a solid state switch.

1 4. The circuit of Claim 3 wherein the time varying
2 signal channel comprises a low resistance type solid state
3 switch, and wherein the DC test channel and the signal level
4 calibration channel comprise low capacitance type solid
5 state switches.

1 5. The circuit of Claim 4 further comprising a signal
2 timing calibration channel switchably coupled to the time
3 varying signal channel.

1 6. The circuit of Claim 4 wherein at least one of the
2 time varying signal channel, the DC test channel, and the
3 signal level calibration channel comprises optically coupled
4 metal oxide semiconductor field effect transistors.

1 7. The circuit of Claim 6 wherein all of the solid
2 state switches comprise optically coupled metal oxide
3 semiconductor field effect transistors.

1 8. The circuit of Claim 1 wherein the time varying
2 signal channel comprises a low resistance type solid state
3 switch, and wherein at least one of the DC test channel and
4 the signal level calibration channel comprises at least one
5 low capacitance type solid state switch.

1 9. The circuit of Claim 8 wherein both the DC test
2 channel and the signal level calibration channel comprise
3 low capacitance type solid state switches.

1 10. The circuit of Claim 9 wherein the solid state
2 switches of the time varying signal channel, the DC test
3 channel, and signal level calibration channel all comprise
4 optically coupled metal oxide semiconductor field effect
5 transistors.

1 11. The circuit of Claim 10 wherein the DC test
2 channel comprises a force branch and a sense branch each
3 comprising a solid state switch, and wherein the signal
4 level calibration channel comprises a force branch and a
5 sense branch each comprising a solid state switch.

1 12. The circuit of Claim 1 comprising optically
2 coupled metal oxide semiconductor field effect transistors.

1 13. The circuit of Claim 1 comprising pin diodes.

1 14. The circuit of Claim 1 comprising optically
2 coupled metal oxide semiconductor field effect transistors.

1 15. The circuit of Claim 1 wherein the solid state
2 switch of the time varying signal channel is disposed
3 proximate to the time varying signal circuit end of the time
4 varying signal channel.

1 16. The circuit of Claim 1 further comprising a
2 signal timing calibration channel switchably coupled to the
3 time varying signal channel.

1 17. A circuit for testing and calibration in
2 automated test equipment comprising:

3 a) a time varying signal circuit adapted to
4 generate and evaluate time varying signals;

5 b) a DC parametric circuit adapted to generate and
6 evaluate DC signals levels and to evaluate time varying
7 signal levels;

8 c) a time varying signal channel coupled to the
9 time varying signal circuit and having a device under test
10 end, the time varying signal channel comprising a series-
11 connected solid state switch;

12 d) a DC test channel coupled to the time varying
13 signal channel between the series-connected solid state
14 switch and the device under test end, the DC test channel
15 comprising at least one solid state switch so as to provide

switchable coupling of the DC parametric circuit and time varying signal channel; and

e) a signal level calibration channel coupled to the time varying signal channel between the series-connected solid state switch and the time varying signal circuit, the signal level calibration channel comprising at least one solid state switch so as to provide switchable coupling of the DC parametric circuit and the time varying signal channel.

18. The circuit of Claim 17 wherein the time varying signal channel comprises a low resistance type solid state switch, and wherein the DC signal channel and the signal level calibration channel comprise low capacitance type solid state switches.

19. The circuit of Claim 18 wherein the DC test channel comprises a force and a sense branch each comprising a solid state switch, and wherein the signal level calibration channel comprises a force branch and a sense branch each comprising a solid state switch.

20. The circuit of Claim 19 comprising optically coupled metal oxide semiconductor field effect transistors.

21. The circuit of Claim 19 further comprising a signal timing calibration circuit switchably coupled to the

3 time varying signal channel.

1 22. The circuit of Claim 17 comprising optically
2 coupled metal oxide semiconductor field effect transistors.

1 23. The circuit of Claim 17 comprising pin diodes.

1 24. The circuit of Claim 17 wherein the DC test
2 channel comprises a force and a sense branch each comprising
3 a solid state switch, and wherein the signal level
4 calibration channel comprises a force branch and a sense
5 branch each comprising a solid state switch.

1 25. The circuit of Claim 17 wherein the solid state
2 switch of the time varying signal channel is disposed
3 proximate to the time varying signal circuit.

1 26. A method for testing and calibration in automated
2 test equipment comprising:

3 a) controlling coupling between a time varying
4 signal circuit and a device under test using a series-
5 connected solid state switch;

6 b) controlling coupling between a DC parametric
7 circuit and the device under test using at least one solid
8 state switch coupling the DC parametric circuit to the
9 device under test independent of the series-connected solid
10 state switch; and

11 c) controlling coupling between the DC parametric
12 circuit and the time varying signal circuit using at least
13 one solid state switch coupling the DC parametric circuit to
14 the time varying signal circuit independent of the series-
15 connected solid state switch.

1 27. The method of Claim 26 wherein controlling
2 coupling between the time varying signal circuit and the
3 device under test comprises using a low resistance type
4 solid state switch, and wherein controlling coupling between
5 the DC parametric circuit and the device under test
6 comprises using low capacitance type solid state switches,
7 and wherein controlling coupling between the DC parametric
8 circuit and the time varying signal circuit comprises using
9 low capacitance type solid state switches.

1 28. The method of Claim 27 wherein controlling
2 coupling between the DC parametric circuit and the device
3 under test and controlling coupling between the DC
4 parametric circuit and the time varying signal circuit
5 comprises controlling coupling of force and sense signals.

1 29. The method of Claim 28 wherein controlling
2 coupling between the time varying signal circuit and the
3 device under test, controlling coupling between the DC
4 parametric circuit and the device under test, and
5 controlling coupling between the DC parametric circuit and

6 the time varying signal circuit comprises using optically
7 coupled metal oxide semiconductor field effect transistors.

1 30. The method of Claim 28 wherein controlling
2 coupling between the time varying signal circuit and the
3 device under test, controlling coupling between the DC
4 parametric circuit and the device under test, and
5 controlling coupling between the DC parametric circuit and
6 the time varying signal circuit comprises using pin diodes.

1 31. The method of Claim 26 wherein controlling
2 coupling between the time varying signal circuit and the
3 device under test, controlling coupling between the DC
4 parametric circuit and the device under test, and
5 controlling coupling between the DC parametric circuit and
6 the time varying signal circuit comprises using optically
7 coupled metal oxide semiconductor field effect transistors.

1 32. The method of Claim 26 wherein controlling
2 coupling between the time varying signal circuit and the
3 device under test, controlling coupling between the DC
4 parametric circuit and the device under test, and
5 controlling coupling between the DC parametric circuit and
6 the time varying signal circuit comprises using pin diodes.

1 33. The method of Claim 26 wherein controlling
2 coupling between the DC parametric circuit and the device

under test and controlling coupling between the DC
parametric circuit and the time varying signal circuit
comprises controlling coupling of force and sense signals.

34. The method of Claim 26 further comprising
controlling coupling between a signal timing calibration
circuit and the using a switch coupling the signal timing
calibration circuit to the time varying signal circuit
independent from the series connected solid state switch.

1/3





FIG. 2

2/3




FIG. 3




FIG. 4

3/3




FIG. 5

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G01R35/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G01R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 799 008 A (KANNARI) 17 January 1989 (1989-01-17) see abstract	1, 17, 26
X	US 5 621 329 A (TSAO ET AL.) 15 April 1997 (1997-04-15) claim 1	1
X	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 02, 30 January 1998 (1998-01-30) & JP 09 281188 A (ADVANTEST CORP), 31 October 1997 (1997-10-31) abstract	1

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

14 February 2001

Date of mailing of the international search report

21/02/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Hoornaert, W

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 4799008	A	17-01-1989	JP 1962048 C	25-08-1995
			JP 6097256 B	30-11-1994
			JP 62242872 A	23-10-1987
			DE 3776714 A	26-03-1992
			EP 0242700 A	28-10-1987
<hr/>				
US 5621329	A	15-04-1997	NONE	
<hr/>				
JP 09281188	A	31-10-1997	NONE	
<hr/>				